GIỚI THIỆU VỀ TẬP NÀY
The interaction in the array between the two ports can have some adverse effects that must be evaluated when designing a Dual Port SRAM, especially when one of the ports is doing a write. This tutorial takes a close look at a "Word Line collision" that occurs when one port is writing while the other port is reading the same row. SPICE simulation waveforms will be evaluated showing the interaction that can occur through the bit cell and affect what happens on the bit lines between the two ports. The situation where both ports access the same bit cell while one port is reading and the other port is writing is also evaluated.
Tiếng Anh
Hoa Kỳ
BẢN CHÉP ÂM THANH 🔗
Are you the producer of this podcast?
Add a podcast transcript
Need Audio-to-Text?
Transcribe with Listen411 in Just 60 Seconds
TÌM KIẾM CÁC TẬP TRƯỚC
Tìm kiếm các tập trước của Components Circuits and Drives.
CÁC TẬP KHÁC TRONG PODCAST NÀY
A synchronous RAM is activated on the rising edge of clock and basically has 2 main internal cycles: the active cycle when the read or write is occurring and the pre-charge cycle that sets up the initial conditions for the next new clock cycle. The timing requirements and relationships that the cus…
This dual port SRAM utilizes a 2-sided differential sensing scheme by taking advantage of the fact that both bit true and bit complement bit lines are available due to the nature of the 6T SRAM bit cell. The sense amp is clocked by a 1 of 4 decoded Sense Amp Clock utilizing a regenerative feedback …
The sub-blocks of the dual port memory architecture is presented in the tutorial with a key focus on the path from the array bit lines to the data pins for both the read and write. A memory can have many possibilities of how the bits and bits per word is configured which is based on the number of r…
This tutorial follows the read path from the word line to the input of the sense amp which includes the initial column decode that selects the appropriate bit line. Particular attention will be paid to the large capacitive load that the memory cells have on the bit lines, and waveforms from simulat…
Tuyên bố miễn trừ trách nhiệm: Podcast và tác phẩm nghệ thuật được nhúng trên trang này là của iTunes U Podcast Owner, là tài sản của chủ sở hữu và không được liên kết hoặc xác nhận bởi Listen Notes, Inc.
CHỈNH SỬA
Cảm ơn bạn đã giúp cơ sở dữ liệu podcast luôn cập nhật.
