{"title": "System Verilog: Parameterized Class", "author_name": "Jerin Jacob", "provider_name": "Listen Notes", "provider_url": "https://www.listennotes.com/", "thumbnail_url": "https://cdn-images-3.listennotes.com/podcasts/podcast-on-system-verilog-and-uvm-methodology-_A9qeIR6oKa-9NXqGIUfVb1.300x300.jpg", "html": "<iframe src=\"https://www.listennotes.com/podcasts/podcast-on-system/system-verilog-parameterized-zxN-gMLUhPB/embed/\" width=\"400\" height=\"180\" frameborder=\"0\" style=\"width: 1px; min-width: 100%;\" scrolling=\"no\"></iframe>", "width": 400, "height": 180, "type": "rich"}